KORW, KORB, KORQ, KORD
Bitwise Logical OR Masks
stableVMJITAOTinstruction
Encodings
| Opcode | Instruction | Op/En | 64-bit | Compat/Legacy | Description |
|---|---|---|---|---|---|
VEX.L1.0F.W0 45 /r | KORW k1, k2, k3 | RVR | Valid | Valid | Bitwise OR 16 bits masks k2 and k3 and place result in k1. OR AVX10.1 |
VEX.L1.66.0F.W0 45 /r | KORB k1, k2, k3 | RVR | Valid | Valid | Bitwise OR 8 bits masks k2 and k3 and place result in k1. OR AVX10.1 |
VEX.L1.0F.W1 45 /r | KORQ k1, k2, k3 | RVR | Valid | Valid | Bitwise OR 64 bits masks k2 and k3 and place result in k1. OR AVX10.1 |
VEX.L1.66.0F.W1 45 /r | KORD k1, k2, k3 | RVR | Valid | Valid | Bitwise OR 32 bits masks k2 and k3 and place result in k1. OR AVX10.1 |
Operand encoding
Each mode is a value of the Op/En column above. It says which field of the encoded instruction carries each operand, in the order they are written, and whether the instruction reads it, writes it or both.
RVR
modrm.regescrituraModRM byte, reg field (bits 5-3)vex.vvvvlecturaVEX prefix, vvvv field (inverted)modrm.rmlecturaModRM byte, r/m field (bits 2-0); with the SIB byte and the displacement when the mod field asks for them
Measured cost
Loading measurements from arch-data...
Description
Performs a bitwise OR between the vector mask k2 and the vector mask k3, and writes the result into vector mask k1 (three-operand form).
Operation
KORW
DEST[15:0] := SRC1[15:0] BITWISE OR SRC2[15:0]
DEST[MAX_KL-1:16] := 0
KORB
DEST[7:0] := SRC1[7:0] BITWISE OR SRC2[7:0]
DEST[MAX_KL-1:8] := 0
KORQ
DEST[63:0] := SRC1[63:0] BITWISE OR SRC2[63:0]
DEST[MAX_KL-1:64] := 0
KORD
DEST[31:0] := SRC1[31:0] BITWISE OR SRC2[31:0]
DEST[MAX_KL-1:32] := 0Intel C/C++ compiler intrinsics
KORW __mmask16 _mm512_kor(__mmask16 a, __mmask16 b);Flags affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Table 2-65, "TYPE K20 Exception Definition (VEX-Encoded OpMask Instructions w/o Memory Arg)."