Vesta
English
Source code

XSUSLDTRK

Suspend Tracking Load Addresses

stableVMJITAOTinstruction

Encodings

OpcodeInstructionOp/En64-bitCompat/LegacyDescription
F2 0F 01 E8XSUSLDTRKZOValidValidSpecifies the start of an Intel TSX suspend read address tracking region.

Measured cost

Loading measurements from arch-data...

Description

The instruction marks the start of an Intel TSX (RTM) suspend load address tracking region. If the instruction is used inside a transactional region, subsequent loads are not added to the read set of the transaction. If the instruction is used inside a suspend load address tracking region it will cause transaction abort.

If the instruction is used outside of a transactional region it behaves like a NOP. Chapter 16, "Programming with Intel(R) Transactional Synchronization Extensions," in the Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 1 provides additional information on Intel(R) TSX Suspend Load Address Tracking.

Operation

XSUSLDTRK
IF RTM_ACTIVE = 1:

    IF SUSLDTRK_ACTIVE = 0:
          SUSLDTRK_ACTIVE := 1

    ELSE:
          RTM_ABORT

ELSE:
    NOP

Flags affected

None.

Intel C/C++ compiler intrinsics

XSUSLDTRK void _xsusldtrk(void);

SIMD Floating-Point Exceptions

None.

Other Exceptions

If CPUID.07H.00H:EDX.TSXLDTRK[16] = 0.

#UD                    If the LOCK prefix is used.

Sources