Vesta
English
Source code

VCVTQQ2PS

Convert Packed Quadword Integers to Packed Single Precision Floating-Point

stableVMJITAOTinstruction

Encodings

OpcodeInstructionOp/En64-bitCompat/LegacyDescription
EVEX.128.0F.W1 5B /rVCVTQQ2PS xmm1 {k1}{z}, xmm2/m128/m64bcstAValidValidConvert two packed quadword integers from xmm2/mem AVX512DQ) OR to packed single precision floating-point values in xmm1 AVX10.1 with writemask k1.
EVEX.256.0F.W1 5B /rVCVTQQ2PS xmm1 {k1}{z}, ymm2/m256/m64bcstAValidValidConvert four packed quadword integers from ymm2/mem AVX512DQ) OR to packed single precision floating-point values in xmm1 AVX10.1 with writemask k1.
EVEX.512.0F.W1 5B /rVCVTQQ2PS ymm1 {k1}{z}, zmm2/m512/m64bcst {er}AValidValidConvert eight packed quadword integers from OR AVX10.1 zmm2/mem to eight packed single precision floating-point values in ymm1 with writemask k1.

Operand encoding

Each mode is a value of the Op/En column above. It says which field of the encoded instruction carries each operand, in the order they are written, and whether the instruction reads it, writes it or both.

A

  1. modrm.reg escrituraModRM byte, reg field (bits 5-3)
  2. modrm.rm lecturaModRM byte, r/m field (bits 2-0); with the SIB byte and the displacement when the mod field asks for them

Tupla: Full

Measured cost

Loading measurements from arch-data...

Description

Converts packed quadword integers in the source operand (second operand) to packed single precision floatingpoint values in the destination operand (first operand). The source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operation is a YMM/XMM/XMM (lower 64 bits) register conditionally updated with writemask k1. EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Operation

VCVTQQ2PS (EVEX Encoded Versions) When SRC Operand is a Register
(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j := 0 TO KL-1

i := j * 64

k := j * 32

IF k1[j] OR *no writemask*

     THEN DEST[k+31:k] :=

             Convert_QuadInteger_To_Single_Precision_Floating_Point(SRC[i+63:i])

     ELSE

             IF *merging-masking*              ; merging-masking

                 THEN *DEST[k+31:k] remains unchanged*

                 ELSE                          ; zeroing-masking

                    DEST[k+31:k] := 0

             FI

FI;

ENDFOR

DEST[MAXVL-1:VL/2] := 0


VCVTQQ2PS (EVEX Encoded Versions) When SRC Operand is a Memory Source
(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j := 0 TO KL-1

i := j * 64

k := j * 32

IF k1[j] OR *no writemask*

     THEN

             IF (EVEX.b == 1)

                  THEN

                    DEST[k+31:k] :=

             Convert_QuadInteger_To_Single_Precision_Floating_Point(SRC[63:0])

                  ELSE

                    DEST[k+31:k] :=

             Convert_QuadInteger_To_Single_Precision_Floating_Point(SRC[i+63:i])

             FI;

     ELSE

             IF *merging-masking*      ; merging-masking

                  THEN *DEST[k+31:k] remains unchanged*

                  ELSE                 ; zeroing-masking

                    DEST[k+31:k] := 0

             FI

FI;

ENDFOR

DEST[MAXVL-1:VL/2] := 0

Intel C/C++ compiler intrinsics

VCVTQQ2PS __m256 _mm512_cvtepi64_ps( __m512i a);
VCVTQQ2PS __m256 _mm512_mask_cvtepi64_ps( __m256 s, __mmask16 k, __m512i a);
VCVTQQ2PS __m256 _mm512_maskz_cvtepi64_ps( __mmask16 k, __m512i a);
VCVTQQ2PS __m256 _mm512_cvt_roundepi64_ps( __m512i a, int r);
VCVTQQ2PS __m256 _mm512_mask_cvt_roundepi_ps( __m256 s, __mmask8 k, __m512i a, int r);
VCVTQQ2PS __m256 _mm512_maskz_cvt_roundepi64_ps( __mmask8 k, __m512i a, int r);
VCVTQQ2PS __m128 _mm256_cvtepi64_ps( __m256i a);
VCVTQQ2PS __m128 _mm256_mask_cvtepi64_ps( __m128 s, __mmask8 k, __m256i a);
VCVTQQ2PS __m128 _mm256_maskz_cvtepi64_ps( __mmask8 k, __m256i a);
VCVTQQ2PS __m128 _mm_cvtepi64_ps( __m128i a);
VCVTQQ2PS __m128 _mm_mask_cvtepi64_ps( __m128 s, __mmask8 k, __m128i a);
VCVTQQ2PS __m128 _mm_maskz_cvtepi64_ps( __mmask8 k, __m128i a);

SIMD Floating-Point Exceptions

Precision.

Other Exceptions

EVEX-encoded instructions, see Table 2-48, "Type E2 Class Exception Conditions."

Additionally:

#UD                     If EVEX.vvvv != 1111B.

Sources